
PIC18F1230/1330
DS39758D-page 16
2009 Microchip Technology Inc.
VSS
5
3
P
—
Ground reference for logic and I/O pins.
VDD
14
16
19
P
—
Positive supply for logic and I/O pins.
AVSS
5
6
5
P
—
Ground reference for A/D Converter module.
AVDD
14
15
17
P
—
Positive supply for A/D Converter module.
NC
—
2, 4, 6,
11, 14,
18, 22,
25
—
No Connect.
TABLE 1-2:
PIC18F1230/1330 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Name
Pin Number
Pin
Type
Buffer
Type
Description
PDIP,
SOIC
SSOP
QFN
Legend:
TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
I
= Input
O
= Output
P
= Power
Note 1:
Placement of FLTA depends on the value of Configuration bit, FLTAMX, of CONFIG3H.
2:
Placement of T1OSI and T1OSO/T1CKI depends on the value of Configuration bit, T1OSCMX, of
CONFIG3H.